Atum A3 Nano

A powerful, compact dev kit for the Altera Agilex 3 FPGA

Dec 08, 2025

Project update 4 of 4

Design Examples & CE Status

by Johnny Fan

Check out the the latest Atum A3 Nano design examples in GitHub:

Default_Code

This is the default configuration bitstream for the Atum A3 Nano board, demonstrating some of its basic features.

HDMI_out_RTL

This is a Verilog HDL design example that demonstrates HDMI video output on the Atum A3 Nano board.

SDRAM_RTL_test

This is a Verilog HDL design example that tests the 64MB SDRAM on the Atum A3 Nano board.

UART

This is a Verilog HDL design that demonstrates a UART loopback test on the Atum A3 Nano board.

golden_top

A trusted, pre-configured Quartus template project for the Atum A3 Nano, providing a correct hardware configuration starting point to accelerate development.

picture_viewer_1080p

A Nios V processor-based design example demonstrating how to sequentially display bitmap image files from a Micro SD card on an HDMI monitor.

sdcard_filesystem

A Nios V processor-based design example demonstrating how to read from and write to an SD card on the Atum A3 Nano.

CE Status

The CE certification is taking a bit longer than expected. We are actively working with a third-party testing laboratory to complete the process. While we don’t have a confirmed completion date yet, we are holding weekly meetings with them to expedite the certification so we can start shipping to Europe as soon as possible. We will send another update when we have better estimate of delivery dates.


Sign up to receive future updates for Atum A3 Nano.

Altera Innovation Lab

Atum A3 Nano is part of Altera Innovation Lab

Key Components

Altera Agilex 3 · A3CZ135BB18AE7S · FPGA
Largest Agilex 3 FPGA with 135K logic elements

Subscribe to the Crowd Supply newsletter, highlighting the latest creators and projects