Integrive-100 is a standalone, real-time MIMO SDR platform designed to streamline advanced wireless research and rapid prototyping through a hardware-accelerated architecture. With ultra-low phase noise design and a proven real-time PHY baseline, Integrive-100 delivers research-grade signal integrity in a compact, self-contained system, eliminating the need for bulky workstations or external clocking setups. It enables engineers and researchers to focus on innovation rather than infrastructure.

Focus on Innovation, Not Infrastructure

Many SDR platforms slow research at the bring-up stage, requiring extensive HDL development and relying on host PCs that introduce non-deterministic latency and operating system jitter. Researchers often spend months building infrastructure before meaningful experimentation can begin.

Integrive-100 removes that barrier. By executing core PHY functions directly on the onboard FPGA within a standalone AMD Zynq™ SoC-based system, it delivers deterministic, low-latency, real-time performance without host-PC bottlenecks. A validated hardware baseline and streamlined API access allow engineers to move quickly from power-on to experimentation, focusing on novel algorithms, MIMO techniques, and advanced wireless concepts rather than rebuilding signal chains from scratch.

Designed for both standalone operation and hybrid workflows, Integrive-100 keeps the critical signal path on hardware while enabling optional host monitoring and logging. The result is research-grade signal integrity in a compact platform built for rapid prototyping and real-world validation.

Features & Specifications

• 2×2 MIMO SDR with dual TX/RX channels
• AD9361 RF transceiver (70 MHz – 6 GHz)
• Instantaneous Bandwidth: Up to 56 MHz per channel
• Data Conversion: 12-bit ADC/DAC, up to 61.44 MSps
• AMD Zynq™ 7020 SoC (dual-core Arm® Cortex®-A9 + FPGA)
• Standalone operation (no PC required for real-time processing)
• Gigabit Ethernet & USB interfaces
• Compact & lightweight: 92 × 90 × 18 mm, 85 g
• Low power consumption: 4–6 W
• Memory: 1 Gbit DDR3 SDRAM

Block Diagram

Interested in This Project?

You can sign up at the top of this page to be notified when the campaign launches and to receive other updates. We only send out relevant content, and you can unsubscribe at any time.