NiteFury

An Artix-7 FPGA with its own DDR3 RAM - right in your laptop. Convenient for developing PCIe-based designs or using as a super co-processor

This project is coming soon. Sign up to receive updates and be notified when this project launches.


NiteFury is the PicoEVB‘s (slightly) bigger, beefier cousin. It’s an M.2 FPGA dev board that includes on-board DDR3 RAM which lets you work with PCI Express at incredible rates from inside your laptop or desktop. You could also use NiteFury as an FPGA co-processor. Let the Xilinx Artix-7 handle your encryption or act as a hardware-level encoder/decoder for speedy workflows. It’s your FPGA, design what you like.

RHS Research has also teamed up with another company to provide NiteFury at an amazing campaign price.

Features

  • Giant FPGA: NiteFury features the largest Artix-series part that Xilinx makes. It has 6x the processing power of PicoEVB. It uses the Xilinx A200T FPGA at just under 1000 GMAC/s.
  • Popular form factor: NiteFury fits in the M.2 M key slot, which is popular in laptops today. This slot features 4x PCIe for high bandwidth (2 GB/s).

Like PicoEVB but…

  • More powerful: NiteFury features the largest Artix-series part that Xilinx makes. It has 6x the processing power of PicoEVB.
  • More memory: NiteFury has infinitely more memory than PicoEVB! NiteFury comes with up to 1 GB (8 Gb) of DDR3.
  • More bandwidth: NiteFury uses 4x PCIe, for an eye-popping 2 GB/s of PCIe bandwidth.
  • More I/O: NiteFury has 12 I/O lines, some can be paired for LVDS or used for analog I/O.

Additionally, the motherboard’s SMBus signals are pinned to the FPGA.

Specifications

NiteFury is open source hardware: https://github.com/RHSResearchLLC/NiteFury

Feature Specification
FPGA Xilinx Artix XC7A200T-2FBG484E
RAM DDR3, 4 Gb (512 MB x 16)
Form Factor M.2 (NGFF) 2280, keyed for M slot
Dimensions 22 x 80 x 4.7 mm (without heatsink)
Host Interface PCIe 4x gen 2 (20 Gb/s)
Host Tools Vivado
Built-in JTAG No
External I/O <BR/> via I/O connector 12 total, 4 selectable analog or digital
External I/O via PCIe connector 1 x 3.3 V digital I/O (LED), SMBus
User-controllable LEDs 4

Block diagram

DSP processing metrics (DSP slices)

Current Status

The hardware design is pretty much complete and ready for manufacturing. The last challenge remaining is cooling! A massive FPGA requires some help on this front, so RHS Research is developing a custom, low-profile cooler (6 mm). Be sure to sign up for updates above to be notified of progress and when the campaign is live.

Subscribe to the Crowd Supply newsletter, highlighting the latest creators and projects: