HiFive1 Rev B

by SiFive

An open source, RISC-V development platform with wireless connectivity

$22,528 raised

of $1 goal

Funded!

Pledge Now

$49

HiFive1 Rev B

Get a single HiFive1 Rev B dev kit, featuring the FE310-G002, SiFive's second generation open source RISC-V 32-bit SoC. Save $10 off the retail price of $59.


$239

HiFive1 Rev B Five-pack

What’s better than a single HiFive1 Rev B? Get one for you, and one for your friends! Save $40 off the retail price of $279.


$25

Five-pack of SiFive FE310-G002 Chips

Five FE310-G002 chips to use as you wish. This is the same second-generation SiFive Freedom Everywhere 310 chip used on the HiFive1 Rev B board.

Details

As Featured In

Geeky Gadgets

"HiFive1 Rev B by SiFive is now powered by the FE310-G002 and offers wireless connectivity via the on-board Wi-Fi/Bluetooth module."

Hackster.io

"Since the Bay Area startup SiFive announced the release of their Freedom Everywhere 310 (FE310) system-on-chip (SoC) ... back in 2016, the RISC-V architecture has undergone what can only be called a renaissance."

TechRepublic

"The revised version of the HiFive1 embedded development board from SiFive adds Wi-Fi and Bluetooth support on the Arduino-compatible board."

eenews-embedded-logo

eeNews Embedded

"Optimisation and power savings at the edge for IoT devices also necessitate that developers not be unnecessarily frustrated by walled-off gardens. Critically, The FE310 is the first open source, commercially available RISC-V SoC."

diarioelectronicohoy

"Añadiendo interfaces para la conexión de periféricos, esta plataforma de desarrollo RISC con conectividad inalámbrica es la versión evolucionada de una placa preexistente."

Second-generation 32-bit RISC-V SoC & Dev Board

Since the launch of the original HiFive1 and the FE310 in 2016, we have received lots of great community feedback. The FE310-G002 is an upgrade to the Freedom Everywhere SoC, that adds support for the latest RISC-V Debug Spec 0.13, hardware I²C, two UARTs, and power gating the core rail in low power sleep modes. Like the original FE310, the FE310-G002 features SiFive’s E31 CPU core complex, a high-performance, 32-bit RV32IMAC core with a 16 KB L1 instruction cache, a 16 KB data SRAM scratchpad, and hardware multiply/divide. Running at 320+ MHz, the FE310 is among the fastest microcontrollers on the market.

The HiFive1 dev board has also been upgraded. Powered by the FE310-G002, the new HiFive1 Rev B has wireless connectivity through an onboard Wi-Fi/Bluetooth module. The USB debugger has been upgraded to Segger J-Link, with support for drag & drop code download. In favor of driving GPIO directly from the FE310, the HiFive1 Rev B supports 3.3 V I/O only.

Open Source RTL

The FE310 is the first open source, commercially available RISC-V SoC. SiFive has contributed the FE310 RTL code to the open source community. Now you can see what’s inside the chip and completely understand how the hardware works. Take a look.

By releasing the RTL code, SiFive wants to encourage open source development of both software that runs on RISC-V, as well as new RISC-V-based hardware.

The RTL code empowers chip designers with the ability to customize their own SoC on top of the base FE310. For system architects, developers, or companies without chip design capabilities, SiFive’s “chips-as-a-service” can customize the FE310 to meet their unique needs.

More Peripherals

With this second-generation version, the FE310 chip now has a built-in hardware I²C peripheral and an extra UART (two total), which opens the door to connecting to all sorts of third-party sensors, actuators, and other devices. In addition, the USB debug interface has been upgraded to Segger J-Link.

Low-power Sleep Mode

The FE310-G002 has an Always-On (AON) power domain powered from 3.3 V. Controlled by AON, the CPU core power rail (1.8 V) can be turned off in sleep mode and will be turned on upon detecting a wake event.

Wireless Co-processor

The HiFive1 Rev B board has both Wi-Fi and Bluetooth capabilities, thanks to a single-core ESP32 co-processor that serves as a wireless modem for the FE310-G002 processor.

What’s new in the chip?

FE310-G000 FE310-G002
CPU SiFive E31 SiFive E31
RISC-V Debug Spec version 0.11 version 0.13
Low-power Sleep Mode No Yes
Always-on Domain 1.8 V 3.3 V
Hardware I²C None 1
UART 1 2
QSPI/SPI 1/1 with 3 chip selects 1/1 with 3 chip selects
PWM 9 9
GPIO 19 19

What’s new on the dev board?

Original HiFive1 HiFive1 Rev B
Processor SiFive FE310-G000 SiFive FE310-G002
USB Debug FTDI FT2232 Segger J-Link
Wireless Network None Wi-Fi & Bluetooth
Low-power Domain No Yes
I/O Voltage 3.3 V, level-shifted 5.0 V 3.3 V
Code Storage* 16 MB QSPI NOR Flash 4 MB QSPI NOR Flash
Form Factor 68 x 51 mm 68 x 51 mm

* The original HiFive1’s 16 MB of code storage was overkill – there’s still plenty of room in 4 MB.

Support & Documentation

Manufacturing Plan

The HiFive1 Rev B is currently manufactured in the United States. We expect to ship by April 16, 2019.

Shipping & Fulfillment

All orders will be delivered to backers using Crowd Supply’s fulfillment service. Delivery within the US is included in the listed price while delivery outside the US will incur the shipping surcharge listed for each pledge level. For more information, please see Crowd Supply’s guide on ordering, paying, and shipping.

Risks & Challenges

Please note that these boards and chips are engineering samples, and are intended for development use only. We’ve successfully delivered thousands of the original HiFive1 boards and expect to do the same with the HiFive1 Rev B.

Funding ends on Apr 12, 2019 at 04:59 PM PDT (11:59 PM UTC)


Credits

SiFive

SiFive brings the power of open source and software automation to the semiconductor industry, making it possible to develop new hardware faster and more affordably than ever before. From the first RISC-V silicon (Freedom E310) to the first 4+1 Linux-capable RISC-V SoC (Freedom U540), SiFive continues to innovate and provide the most complete RISC-V solutions in the market. With our platform for rapidly designing, testing and building RISC‑V-based core IP and chips, we’re accelerating the pace of innovation for businesses large and small.


David Lee

Senior Product Marketing Manager

Naveed Sherwani

CEO

Yunsup Lee

Co-Founder and CTO

Krste Asanovic

Co-Founder and Chief Architect

Andrew Waterman

Co-Founder and Chief Engineer

Albert Huntington

Director of Engineering

Jack Kang

VP of Product and Business Development

Han Chen

Chief Engineer, Implementations and Methodology

Megan Wachs

VP of Hardware Engineering

David Patterson

Technical Advisor

Mark Horowitz

Technical Advisor

The Rest of the SiFive Team!

Makers and Hackers

Subscribe to the Crowd Supply newsletter, highlighting the latest creators and projects: